

# PHYSICS 1 – SYGS – SEM IV

## PRACTICE TEST QUESTION

<b>1</b>	Fresnel's diffraction due to a narrow wire; the fringe width _____ if the diameter of the wire increased. a) remains same b) decreases c) increases d) reduces to zero
<b>2</b>	According to Huygens's theory; "No back wave" only forward propagation of a wavefront is effective then for 'obliquity factor' $\theta$ is _____ a) $0^\circ$ b) $90^\circ$ c) $180^\circ$ d) reduces to zero
<b>3</b>	Diffraction effect can be observed in _____ a) only sound waves b) only light waves c) only ultra-sonic wave d) sound and light waves both
<b>4</b>	Direction of first secondary maximum in the Fraunhofer diffraction pattern at a single slit is given by (a = width of the slit) _____. a) $a \sin\theta = \lambda/2$ b) $a \cos\theta = 3\lambda/2$ c) $a \sin\theta = \lambda$ d) $a \sin\theta = 3\lambda/2$
<b>5</b>	The angle between pass axis of polarization and analyser is $45^\circ$ . The percentage of polarized light passing through analyser is _____ a) 75% b) 25% c) 100% d) 50%
<b>6</b>	Transverse nature of light was confirmed by the phenomenon of _____ of light. a) Refraction b) Diffraction c) Dispersion d) polarization
<b>7</b>	In the case of linearly polarized light, the magnitude of the electric field vector _____ a) Is parallel to the direction of propagation b) does not change with time

	<p>c) increases linearly with time  d) varies periodically with time</p>
<b>8</b>	<p>Which of the following is a uniaxial crystal?</p> <p>a) Borax  b) Mica  c) Quartz  d) Selenite</p>
<b>9</b>	<p>The number of nibbles, which make up one byte is _____</p> <p>a) 2  b) 4  c) 6  d) 12</p>
<b>10</b>	<p>A full adder consists of _____</p> <p>a) AND gate  b) NAND gate  c) EXOR and AND gate  d) EXOR and OR gate</p>
<b>11</b>	<p>Flipflops can be used to store _____</p> <p>a) one byte data  b) one bit data  c) two bit data  d) two byte data</p>
<b>12</b>	<p>Any sequential logic circuit consists of _____</p> <p>a) only flip flops  b) only logic gates  c) flip flops and logic gates  d) only combinational logic gates.</p>
<b>13</b>	<p><math>(4DCB)_{16} = ( ? )_8 = ( ? )_{10}</math></p> <p>a) <math>(46713)_8</math> and <math>(19915)_{10}</math>  b) <math>(467)_8</math> and <math>(19915)_{10}</math>  c) <math>(46713)_8</math> and <math>(115)_{10}</math>  d) <math>(48713)_8</math> and <math>(29915)_{10}</math></p>
<b>14</b>	<p>Half-adders have a major limitation in that they cannot _____</p> <p>a) Accept a carry bit from a present stage  b) Accept a carry bit from a next stage  c) Accept a carry bit from a previous stage  d) Accept a carry bit from the following stages</p>
<b>15</b>	<p>How many AND, OR and EXOR gates are required for the configuration of full adder?</p> <p>a) 1, 2, 2  b) 2, 1, 2  c) 3, 1, 2  d) 4, 0, 1</p>